PROGRAMMABLE LOGIC INTEGRATED CIRCUIT

Publication number: JP2000315731

Publication date:

2000-11-14

Inventor:

MCCLINTOCK CAMERON; CLIFF RICHARD G; WANG

BONNIE

Applicant:

ALTERA CORP

Classification:

- international:

H01L21/82; H01L21/82; H01L27/04; H03K19/0175; H03K19/0185; H03K19/173; H01L21/70; H01L27/04; H03K19/0175; H03K19/0185; H03K19/173; (IPC1-7): H01L21/82; H01L21/822; H01L27/04; H03K19/0175;

H03K19/173

- European:

H03K19/0185P


Application number: JP20000083870 20000324 Priority number(s): US19990126235P 19990324 Also published as:

EP1039639 (A2) EP1039639 (A3)

Report a data error here

Abstract of JP2000315731

PROBLEM TO BE SOLVED: To obtain a programmable logic integrated circuit in which each I/O can be reorganized individually by differentiating a first reorganizable reference voltage from a second reorganizable reference voltage and making first and second I/O circuit groups compatible with first and second I/O voltage regulations based on the first and second reorganizable reference voltages. SOLUTION: All I/O circuits are connected with same power supply voltage and the power supply voltage is operated with a highest power supply voltage of I/O regulation requested by any one of them. Consequently, two I/O circuits 1015 are connected with a first VREF voltage VREF 1 and two I/O circuits 1025 are connected with a second VREF voltage VREF 2. With such an arrangement, an I/O circuit 1015 is compatible with a first I/O regulation and an I/O circuit 1025 is compatible with a second I/O regulation. First and second I/O regulations are different from each other and one power supply voltage is supplied to all I/O circuits. Consequently, a different power supply voltage is not required.



Data supplied from the esp@cenet database - Worldwide